steinrar | 7#Intel(R) Core(TM) i7 CPU 920 @ 2.67GHz
CPU Identification
CPU Vendor and Model | Intel Core i7 Quad |
CPU Speed | 2673MHz |
CPU Name | Intel(R) Core(TM) i7 CPU 920 @ 2.67GHz |
CPUID Signature | 0x0106A4 |
Physical CPU packages | 1 |
Cores per CPU | 4 |
Threads | 8 |
Hyper-Threading | Yes |
eXecute Disable prot. | Yes |
64 bit support | Yes |
Virtualization | Yes |
Instruction extensions | MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2 |
L1 cache | 4 x 64 KB |
L2 cache | 4 x 256 KB |
L3 cache | 8192 KB |
CPU Identification utility v2.06.071 beta (c) 1997-2010 Jan Steunebrink
Core's (un)finished units
Previous 1 Next page
Unit | Type | Started | CPU time | Range from | Range to | Results | Version | Status |
![]() |
CTII. | 2011-04-12 01:33:17 | 05:53:58 | 9146996000000000 | 9146997000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-04-11 19:28:31 | 06:04:45 | 9146905000000000 | 9146906000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-04-11 13:20:15 | 06:08:15 | 9146801000000000 | 9146802000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-04-11 07:11:14 | 06:09:00 | 9146690000000000 | 9146691000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-04-10 19:15:11 | 05:56:32 | 9146452000000000 | 9146453000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-04-10 01:26:25 | 05:55:15 | 9146055000000000 | 9146056000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-04-09 19:32:52 | 05:53:33 | 9145931000000000 | 9145932000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-04-08 14:15:34 | 05:55:46 | 9145300000000000 | 9145301000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-04-07 19:28:32 | 07:05:31 | 9144895000000000 | 9144896000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-04-07 08:40:02 | 10:48:28 | 9144663000000000 | 9144664000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-04-06 21:50:46 | 10:49:16 | 9144435000000000 | 9144436000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-04-05 17:59:40 | 05:49:15 | 9143836000000000 | 9143837000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-04-05 12:08:08 | 05:51:31 | 9143705000000000 | 9143706000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-04-04 12:19:33 | 06:03:29 | 9143190000000000 | 9143191000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-04-04 00:17:30 | 05:59:00 | 9142927000000000 | 9142928000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-03-16 13:14:46 | 05:53:31 | 9132364000000000 | 9132365000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-03-16 07:26:47 | 05:47:57 | 9132183000000000 | 9132184000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-03-15 14:04:39 | 05:43:16 | 9131654000000000 | 9131655000000000 | 0 | 2.1.0.16 | done! |
![]() |
CTII. | 2011-03-13 08:58:10 | 05:49:13 | 9130070000000000 | 9130071000000000 | 0 | 2.1.0.16 | done! |
* CT - Complete test
* PT - Periodical test